FPGA-Based Video Server Project
FPGA-Based Video Server Project EoBxB
I worked on an FPGA video server project. I scaled and combined the streams coming from 4 different analog cameras on FPGA and displayed them on a VGA output. This design was fully implemented on HDL using both Verilog and VHDL. I worked with two clock domains, I also dealt with crossing clock domain issues and STA of my design. As a different approach, I designed the Nios II SoC system with Intel Video and Image Processing Suite. I examined the resource usage and power usage between the two methods.
I worked on an FPGA video server project. I scaled and combined the streams coming from 4
different
analog cameras on FPGA and displayed them on a VGA output. This design was
fully
implemented on HDL using both Verilog and VHDL. I worked with two clock domains, I
also
dealt with crossing clock domain issues and STA of my design. As a
different
approach, I designed the Nios II SoC system with Intel Video and Image Processing Suite. I examined the resource usage and power usage between the two methods.
Do not write below this line